디지털집적회로설계 이론과제

목차

없음

본문내용

Prob. 1) Dynamic CMOS (10 pts)
Suppose we wish to implement the two logic functions given by F = A + B + C and G = A + B + C + D. Assume both true and complementary signals are available.
Design these functions in dynamic CMOS circuit as cascaded f stages so as to minimize the total transistor count.
Hint) Dynamic gates with NMOS pull-down networks cannot be directly cascaded. Draw dynamic CMOS circuit.

참고자료

· 없음